

ZZZ2
PCB
M/B
DAZ@

ZZZ1
LA-7072P
M/B
DA@

ZZZ3
LS-7072P
LED/B
DA@

ZZZ4
LS-7073P
TP/B
DA@

11/18
LA-7072P P/N from DA60000LA00 to DA60000LA10
LS-7072P P/N from DA40000Z300 to DA40000Z310
LS-7073P P/N from DA40000Z400 to DA40000Z410

11/22
LS-7073P P/N from DA40000Z410 to DA20000Z410

11/18 ZZZ2 for DAZ P/N:DAZ0IV00101

Compal Confidential

P0VE6 LA7072P Schematics Document

AMD Ontario Processor with DDRIII + Hudson M1

10.1" M/B

2010-11-18

Rev : 1.0


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	P0VE6 Schematics
				Date:	Monday, November 22, 2010
				Sheet	1 of 36
				Rev	1.0

Compal Confidential

Model Name : P0VE6 / P0VH6

File Name : LA-7072P

Brazos Platform



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/08/12				Deciphered Date			
2010/08/12				2012/08/12				Title			
2010/08/12				2012/08/12				Block Diagrams			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				Document Number			
				B				P0VE6 Schematics			
				Date:				Monday, November 15, 2010			
				Sheet				2 of 36			
								Rev			
								1.0			

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+APU_CORE	Core voltage for CPU (0.7-1.2V)	ON	OFF	OFF
+APU_CORE_NB	1.0V switched power rail	ON	OFF	OFF
+1.5V	1.5V power rail for CPU VDDIO and DDRIII	ON	ON	OFF
+0.75VS	0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.05VS	1.05V switched power rail for NB VDDC & VGA	ON	OFF	OFF
+1.1VS	1.1VS switched power rail	ON	OFF	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+1.1VALW	1.1V always on power rail	ON	ON	ON*
+3VS	3.3V switched power rail	ON	OFF	OFF
+1.5VS	1.5VS switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCBATT	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

EC SM Bus1 address

EC SM Bus2 address

Device	Address	HEX	Device	Address	HEX
Smart Battery	0001-011xb	16H	SB-TSI	1001-100xb	98H

SM Bus Controller 0

(FCH_SMB1 ~ FCH_SMB4, SMB_ALERT#)

Device	Address	HEX
APU SIC/SID (FCH_SMB3)		
H_THERMTRIP# (FCH_ALERT#)		

SM Bus Controller 1

(FCH_SMB0)

Device	Address	HEX
DDR DIMM1 (FCH_SMB0)	1001-000xb	90

BOM Structure

HDMI@ : HDMI function
BT@ : BT function
CONN@ : Conneters
45@ : 45 Level
3G@ : 3G function
3G_MP@: 3G & Media processor function
CHARGE@: Charge BATT
NONCHARGE@: nonCharge BATT

FCH Hudson-M1 USB Port List

USB1.1	
Port0	NC
Port1	NC
USB2.0	
Port0	Right USB2
Port1	Right USB3
Port2	Left USB1
Port3	WWAN
Port4	SIM
Port5	USB Camera
Port6	CardReader
Port7	BT
Port8	WiMax
Port9	NC
Port10	NC
Port11	NC
Port12	NC
Port13	NC

Brazos PCIE Port List

APU	PCIE0	NC
	PCIE1	
	PCIE2	
	PCIE3	
FCH	PCIE0	NC
	PCIE1	WWAN
	PCIE2	LAN
	PCIE3	WLAN

FCH Hudson-M1 SATA Port List

SATA0	HDD
SATA1	NC
SATA2	NC
SATA3	NC
SATA4	NC
SATA5	NC

Board ID / SKU ID Table for AD channel

Vcc	+3VALW				
Ra	100K +/- 5%				
Board ID	Rb	VAD_BID min	VAD_BID typ	VAD_BID max	PCB Revision
0	0	0 V	0 V	0 V	0.1
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V	0.2
2	18K +/- 5%	0.436 V	0.503 V	0.538 V	
3	33K +/- 5%	0.712 V	0.819 V	0.875 V	
4	56K +/- 5%	1.036 V	1.185 V	1.264 V	
5	100K +/- 5%	1.453 V	1.650 V	1.759 V	
6	200K +/- 5%	1.935 V	2.200 V	2.341 V	
7	NC	2.500 V	3.300 V	3.300 V	

SMBUS Control Table

	Source	BATT	DIMM	MINI Card	LCD DDC ROM	HDMI DDC ROM	APU
EC_SMB_CK1 EC_SMB_DA1	KB930	V					
EC_SMB_CK2 EC_SMB_DA2	KB930						V
HDMI_DATA HDMI_CLK	APU FT1					V	
EDID_DATA EDID_CLK	APU FT1				V		
FCH_SMDAT0 FCH_SMCLK0	FCH M1		V	V			

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List		
				Size B	Document Number	Rev 1.0
				POVE6 Schematics		
				Date:	Monday, November 15, 2010	Sheet 3 of 36



10/08 Add U1(C50@) SA00004BM30 S IC ONTARIO ZM101034B2238 1G BGA ABO!

10/08 Change U1 P/N to SA00004DF20 S IC ONTARIO ZM121034B1238 1.2G BGA ABO!

10/27 APU P/N update to B0 stepping

11/03 APU P/N update to SA00004DF60(C30) SA00004BM80(C50)


SA00004DF60

*

R9	R352	Display
mount	@	LVDS
@	mount	eDP



11/29 Change U1 from SA00004BM80 to SA00004KD40



C405 1 2 100P 0402 50VBJ LDT_RST#

10/05 Add 100p(C405) on LDT_RST#



Power Circuit

9/9 Change R24 from @ to mount R26 from mount to @

9/15 Change R24 from mount to @

Connection to EC, FCH input need to pull-down

Power Circuit

Power Circuit

9/6 Add R379, R380 for APU_VDDNB_RUN_FB_L

8/31 Change U1 P/N to SA00004DF00 S IC ONTARIO ZM121034B1240 1.2G BGA 413P ABO!

8/31 Change U1 P/N to SA00004DF00 S IC ONTARIO ZM121034B1238 1.2G BGA 413P

2N7002DW-T/R7

Vgs(th): min 1.0V

Typ 1.6V

Max 2.0V


If Q8 or R429, R432 implemented, EC side pull-up need to be mounted

8/19 Change Q2A Q2B SB00000DH00 (S TR DMN66D0LDW-7 2N SOT363-6)

9/17 Remove JHDT1 R40, R44, R45, R46, Add T26-T32

AMD Debug

9/20 Delete R41-R43



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FT1 CTRL/DP/CRT	
Size	Document Number	P0VE6 Schematics		Rev 1.0	
Customer					
Date:	Monday, November 29, 2010	Sheet	4	of 36	

DDR A D[0..63] > DDR_A_D[0..63] <7>
DDR A MA[0..15] > DDR_A_MA[0..15] <7>
DDR A DM[0..7] > DDR_A_DM[0..7] <7>


8/22 Delete C11~C18 (No VGA)

9/6 Change PCI-E from FCH to APU



9/6 Update PCI-E port List

9/15 Change PCI-E from APU to FCH



DDR SYSTEM MEMORY




9/11 Delete DDR Signal link to JDIMM2



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2010/08/12	Deciphered Date	2012/08/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		FT1 DDRIII/UMI/PCIE		Size	Document Number
		PoVE6 Schematics		Rev	1.0
		Date: Wednesday, November 17, 2010		Sheet	5 of 36




9/20 Change C93 to SGA00004L00
8/25 Change C101 from mount to @
9/15 Remove C101, C113
9/15 Change C99, C100 to 470U(SGA00003K00)



POWER


Near CPU Socket

Near CPU Socket




POWER

Near CPU Socket



POWER

Near CPU Socket




4500 mA

8000 mA

2000 mA

SIC ONTARIO 2M121134B1240 1.2G BGA 413P ABO !



2000 mA


W = 20 mil / Spcae = 20 mil

W = 15 mil / Spcae = 20 mil

5500 mA


500 mA

8/22 Reserve R333 (0 ohm 0603)




SIC ONTARIO 2M121134B1240 1.2G BGA 413P ABO !

By case (Along split)



Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		P07-FT1 PWR/VSS	
2010/08/12		2012/08/12		P0VE6 Schematics	
This SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Date		Wednesday, November 17, 2010	
Sheet		6		of	
36					



CRB 0.1u X1 4.7u X1 CRB 100u X2

+0.75VS

C134 0.1uF_0402_16V4Z

C135 0.1uF_0402_16V4Z

C136 4.7uF_0603_6.3V6K

+1.5V

C137 220uF_D2_2VY_R15M


Place near JDIMM1

SGA00004L00

9/11 Remove C381

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title DDR3 SODIMM-I Socket		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number P0VE6 Schematics	Rev 1.0
				Date:	Wednesday, November 17, 2010	ISheet 7 of 36


LCD POWER CIRCUIT



9/17 Change R387 from @ to mount


CMOS & LCD/PANEL BD. Conn.

8/25 JLVDS1.5 change to INT_MIC0 JLVDS1.6 change to GNDA
8/31 Update JLVDS1 Pin definition Delete R74 R76
9/13 Update LVDS Pin definition, Add R74,R76
9/13 Add Net Name +3VS_DMIC




9/3 Pull-Down 10k(R377) to GND on BKOFF#

About Camera





10/04 Add 100p(C401) on INVT_PWM



10/04 Change C401 on INVTPWM

Display	LVDS	eDP
R331	0 ohm	0.1uF
R332	0 ohm	0.1uF
R381	0 ohm	0.1uF
R382	0 ohm	0.1uF
R383	@	100k ohm
R73	2.2k ohm	@
R75	2.2k ohm	100k ohm

<4> HDMI_CLKP R77 1 HDMI@ 2 0.0402 5% HDMI_CLK+ CONN
<4> HDMI_CLKN R78 1 HDMI@ 2 0.0402 5% HDMI_CLK- CONN
<4> HDMI_TX0P R79 1 HDMI@ 2 0.0402 5% HDMI_TX0+ CONN
<4> HDMI_TX0N R80 1 HDMI@ 2 0.0402 5% HDMI_TX0- CONN
<4> HDMI_TX1P R81 1 HDMI@ 2 0.0402 5% HDMI_TX1+ CONN
<4> HDMI_TX1N R82 1 HDMI@ 2 0.0402 5% HDMI_TX1- CONN
<4> HDMI_TX2P R83 1 HDMI@ 2 0.0402 5% HDMI_TX2+ CONN
<4> HDMI_TX2N R84 1 HDMI@ 2 0.0402 5% HDMI_TX2- CONN




NEAR CONNECT

8/26 Change Q7 to SB000009610 Standard Part

10/27 Change D5 P/N from SC1B491D000 to SCS00003H00

10/27 Change F2 P/N from SP04301P120 to SP040001B00

9/20 Change R99 from HDMI@ to @
9/20 Change Q8,R100 from @ to HDMI@




10/28 Change JHDMI1 footprint from ACON_HMR2E-AK120D_19P-T to ACON_HMR2E-AK120D_19P-S

10/07 Update JHDMI1 footprint from ACON_HMR2E-AK120D_19P to ACON_HMR2E-AK120D_19P-T


8/23 Update JHDMI1 Symbol (SUYIN_100042GR019S268ZR_19P-T)

8/23 Update JHDMI1 Symbol (SUYIN_100042GR019M23DZL_19P-T)

9/7 Update JHDMI1 Symbol (ACON_HMR2E-AK120D_19P)





EMI/ESD



8/19 Change Q9A Q9B to SB00000DH00 (S TR DMN66D0LDW-7 2N SOT363-6)


10/29 Add C409~C412(0.1U) on +5VS_HDMI

10/29 Add C415~C416(0.1U) on +5VS_HDMI_F




W=60mil

9/20 Add F2 on HDMI



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI Connector		
Size	Document Number	Custom		P0VE6 Schematics		Rev 1.0
Date:	Wednesday, November 17, 2010	Sheet	9	of 36		

Modify C31- C308 C303 C307 C306 C304 BOM Structure 0615
Change L12, L14, L15 to SM01000C600 2010/04/06



8/21 Change U2 U3 to SA00000RZ00 (TC7SET125FUF_SC70-5)

8/31 Delete Net Name: CRT_HSYNC_1, CRT_VSYNC_1
9/3 Add R375 R376 for CRT

CRT PORT

8/26 Change Q10 to SB000009610 Standard Part
8/22 Update JCRT1 Symbol from database (SUYIN_070546FR015M21TZR_15P)

11/01 Add Net CRT4, CRT11 on JCRT.4, JCRT.11

8/21 Reserve R325 R326 for CRT buffer cost down


10/4 Change from +CRT_VCC to +CRT_VCC_F


8/26 Update D8 P/N to SCS00003H00


8/26 Update F1 P/N to SP040001B00

8/19 Change Q11A Q11B to SB00000DH00 (S TR DMN66D0LDW-7 2N SOT363-6)

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CRT PORT			
				Size B	Document Number	P0VE6 Schematics	
				Rev 1.0			
Date:		Wednesday, November 17, 2010		Sheet	10 of 36		








11/01 Add Net U5_AE29 on U5.AE29

11/15 Delete net U5_AE29

8/21 Delete Net : ODD_EN
8/22 Delete Net : BT_OFF#, WL_OFF#



10/29 Add R415(@), R416(@) on GPIO56

9/9 Change R189 from mount to @
9/15 Change R189 from @ to mount

VIN6/GBE_STAT3/GPIO181
Enable integrated pull-down/up and leave unconnected

C406 1 2 100P 0402 50V8J APU_ALERT#_FCH
10/05 Add 100p(C406) on APU_ALERT#_FCH

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custpm	P0VE6 Schematics
				Date:	Wednesday, November 17, 2010
				Sheet	13 of 36
				Rev	1.0




REQUIRED STRAPS

Check Internal PU/PD

	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	CLK_PCI_DB				
PULL HIGH	ALLOW PCIE GEN2 ★	USE DEBUG STRAP	Reserved	Internal EC ENABLE	Internal CLKGEN Mode ★				
PULL LOW	FORCE PCIE GEN1	IGNORE DEBUG STRAP ★	CLKGEN Mode Internal ★	Internal EC DISABLE ★	External CLKGEN Mode				

<1> PCI_CLK1
<1> PCI_CLK3
<1> PCI_CLK4
<1> LPCCLK0
<1> CLK_PCI_DB



9/13 Change R211 from mount to @, R216 from @ to mount
9/13 Change R211 from @ to mount, R216 from mount to @

DEBUG STRAPS



FCH M1 HAS 15K INTERNAL PU FOR PCI_AD[27:23]

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23 Enable ROM Straps
PULL HIGH	USE internal PLL generated PLL CLK ★	ILA AUTORUN Disabled ★	Selects FC PLL ★	Disable I2C ROM ★	Required Setting ★
PULL LOW	BYPASS PCI PLL	ILA AUTORUN Enabled	FC PLL bypassed	Getting Value from I2C EPROM	Reserved

Check AD29,AD28 strap function

check default

<1> PCI_AD27
<1> PCI_AD26
<1> PCI_AD25
<1> PCI_AD24
<1> PCI_AD23



S IC 218-0792006 A13 HUDSON-M1 FCBGA 0FA


Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FCH-VSS/Strap	
				Size B	Document Number
				P0VE6 Schematics	
				Date:	Wednesday, November 17, 2010
				Sheet	15 of 36
				Rev	1.0

Port Configuration

Port A: Headphone jack (jack shared with S/PDIF)
 Port B: Internal MIC (mono or stereo)
 Port C: Microphone/LI/LO jack
 Port D: Line Out jack (Optional)
 Port E: Line In jack (Optional)
 Port F: Not used.
 Port G: Internal stereo speakers
 Port J: Internal stereo digital mic (Optional)
 Port H: S/PDIF (jack shared with headphone)


08/19 Follow NTUC0

11/04 Change RA19 RA20 from 47k to 10k



08/21 Follow PAV70

Int. Speaker Conn.




10/26 Remove DA4 CA46 CA47 RA23 RA24

10/28 Add JSPK1 (2 pin)

10/28 Add DA4 CA46 CA47 RA23 RA24


9/3 Change CA38~ CA43 from 4.7u to 2.2u
 Change RA16 from 1k to 100 ohm



9/3 Change RA17 from 1k to 0 ohm


9/25 Add RA54~RA56

08/25 Change CA5,CA8,CA11,CA13,CA17,CA18,CA19,CA23,CA25,CA26 to SE000004880 Standard Part



10/26 Remove SPKR+ SPKR- function

11/17 Change CA40,CA41,RA16 from mount to @



Layout Note: close to UA1


9/6 UA1 Pin 1 link to GND

9/7 Change UA1 Pin1 to GND

9/13 Add RA49 for DMIC

9/13 Add RA50~RA53 for DMIC

10/01 Remove RA50,R52




SA000034010

08/25 Add UA1 PN:SA000034010

10/11 Update UA1 PN:SA000034020

10/12 Update UA1 PN:SA000034010

08/25 Change CA1,CA2,CA3,CA4 to SE00000K80 Standard Part



11/17 Change RA33 from mount to @

9/7 Add 0.1u (CA50) between GND & GND



9/1 Add CA49 RA41 on HP_SENSE

08/31 Reserve CA48(22P) on HDA_SDOOUT_AUDIO

10/28 Reserve CA57 CA58 for EMI


11/01 Change CA57, CA58 from @ to mount




9/13 Remove Analog MIC circuit

11/17 Change RA12,RA14,CA25 from mount to @


Combo Jack



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Audio Codec CX20584	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	P0VE6 Schematics
				Date	Wednesday, November 17, 2010
				Sheet	16 of 36




8/23 Reserve 4.7k(RL15) to +3V_LAN on PLT_RST#
Reserve 4.7k(RL16) to +3V_LAN on LAN_CLKREQ#_R



2010.08.21 Follow PAWGC

9/9 Change RL14 from @ to mount

Change YL1 to SJ100003300 2010/04/06



10/11 Change DL8 to SCS00000200


9/23 Reserve DL8 on LAN_CLKREQ#

AR8152L PN:SA00003JW30

8/25 Change UL1 P/N to SA00003JW30

LAN Power circuit refer to NAU00

W=40mils





9/2 Reserve Q36, R374, C387 for EN_WOL#

9/2 Change R374 to RL18, C387 to CL41 Q36 to QL1

9/21 Change QL1 from SB934130000 to SB934130020

9/25 Change QL1 to SB000007H10





SP050003N00

9/2 Reserve DL2~7 for EMI(Need Update)

9/7 Update DL2~DL5 symbol from database

9/9 Update DL6~DL7 symbol from database

AR8152	Pin No.	PU/PD	Description
LED[0]	38	L	un-overclocking
		H	overclocking
LED[1]	39	L	LDO mode
		H	SWR mode



close to Lan chip


RL5 keep away other singal (25mil)

* If SWR mode applied,


Mount LL1, CL30, CL14, CL2, CL13 and CL27. No mount RL11 and CL26.

* If LDO mode applied,


Mount CL30, CL2, RL11, CL26 and CL27. No mount LL1, CL14 and CL13.



Change CL17, CL21, CL24, CL26 to SE000000K80 2010/04/06



close to JRJ45



9/2 Change R399 to RL17



9/3 Remove RL17

9/2 Reserve R399(0 ohm) on LAN_SK_LAN_LINK#

9/1 Add DL1, CL38~40, LL3 for EMI

9/2 Change RJ45_GND to LANGND on DL1


Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2010/08/12		Deciphered Date		2012/08/12		Title		LAN AR8152			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Size		Rev			
								Custom		Document Number		1.0	
										P0VE6 Schematics			
								Date:		Wednesday, November 17, 2010		Sheet 17 of 36	



8/26 Change UC1 to UB6252 (SA00003K010)



If use external crystal (YC1), UC1 will change to UB6252

8/24 Card_LED# Follow PAV70



8/26 Change DC1 to SCS00002G00 Standard Part
8/26 Change QC1 to SB000009610 Standard Part
10/08 Change DC1 to SCS00000Z00


Card Reader Connector






9/2 Change CC11 CC15 from 27P to 18P

Security Classification		Compal Secret Data		Title	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	CARD READER UB6250/6252	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	P0VE6 Schematics
				Date:	Wednesday, November 17, 2010
				Sheet	18 of 36

Mini-Express Card for WWAN




Mini-Express Card for WLAN




8/22 Reserve R336 (0 ohm 0805) Add net +1.5VS WLAN

9/2 Change ICH_PCIE_WAKE# to FCH_PCIE_WAKE#



5/12 Update WLAN connector(the same as KAV60)
6/1 Revised 37、39、41、42、43 to NC
6/12 Update connector to DC040006S00
6/26 Update JMINI1 footprint
7/01 update pin 23,25,31,33

LED PCB CONN



8/22 Update JP2 Symbol from database (ACES_85201-1605N_16P)


8/24 Update JLED1 Symbol from database (ACES 85201-1205N 12P) & Update pin definition

9/1 Add LED Circuit (LED2~4(SC597UDB000)LED5(SC5191NB000), R360~R369, Q33)

9/1 Change All LED power to 5V

9/9 Change LED2~4 footprint to LED HT-297DQ-GQ 4P


9/11 Remove LED portion



9/1 Add R373, Q34, Q35 for MEDIA LED#


SATA HDD Conn.

8/22 Reserve R337 R338 Add net +3VS HDD,+5VS HDD




8/22 Change C298 from 10U 6.3V to 10U 10V

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title	SATA CONN./LED/B CONN./BATT CONN.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				P0VE6 Schematics		
				Date:	Wednesday, November 17, 2010	Sheet 21 of 36




FOR EMI




9/6 Change D13 from mount to @
10/05 Remove D13

9/1 Remove LED2 LED3 circuit, Change 70@ to mount

9/20 Add LED2 LED3 Circuit
9/21 Remove LED2 LED3 Circuit




8/26 Change D11 to SC600000B00 Standard Part





8/26 Change Q14 to SB000009610 Standard Part

9/24 Change U9 to SA00001TC00


LID Switch




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title	ON/OFF / PWR SW/ LID SW	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev 1.0
				Date:	Wednesday, November 17, 2010	Sheet 22 of 36



11/01 Change DA8 from @ to mount




10/29 Reserve DA8(SCA00001100) on COM_MIC




10/06 Change Jacks GND to GNDA

9/28 Change Jacks AGND to GND




9/13 Combine LS-7071PR01_USB_0908.DSN Audio Jack Portion





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				KB Conn/TP/CR Conn	
Size	Document Number	P0VE6 Schematics		Rev 1.0	
Date	Wednesday, November 17, 2010	Sheet	23	of 36	



Security Classification		Compal Secret Data				<i>Compal Electronics, Inc.</i>					
Issued Date		2010/08/12		Deciphered Date		2012/08/12		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						<i>EC ENE-KB930</i>					
						Size		Document Number		Rev	
						Custom		<i>P0VE6 Schematics</i>		1.0	
						Date:		Wednesday, November 17, 2010		Sheet 25 of 36	



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title Screw / EC ROM /FAN		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev 1.0
				P0VE6 Schematics		
				Date:	Wednesday, November 17, 2010	Sheet 26 of 36



9/27 Change R304.1 from +5VALW to +VSB

10/12 Change R294 to 100k

10/12 Change R295, R296 to 200k

10/12 Change R304 to 47k

10/12 Change R294 to 82k

10/12 Change R297 to 20k

10/12 Change R402 from mount to @

10/12 Change R400 R403 from @ to mount

9/28 Change Q21.2 from SUSP# to SUSP#

9/28 Change R296.1 from +VSB to +5VALW

9/28 Change U19 to Q15(SB934130020)

9/28 Remove C372

10/04 Add 100p(C403) on SUSP

10/06 Remove C403

10/27 Add C408(100P) on SUSP# close to PR70

8/19 Change Q16~Q22 Q24~Q28 to SB000009610(SSM3K7002FU_SC70-3)

8/19 Change Q29 Q30 to Q23A Q23B (SB00000DH00 S TR DMN66D0LDW-7 2N SOT363-6)

8/21 Change U14~U16 to SB548000310 (SI4800BDY-T1-E3_S08)

8/23 Remove R305 R299 Add R350 R351 for Sequence

8/24 Change Q23A Q23B to Q30 Q31(@) (SB000009610 SSM3K7002FU_SC70-3)

8/25 Change C363,C366,C369,C376 to SE080105K80 Standard Part

8/25 Change C361,C362,C364,C365,C367,C368,C374,C375 to SE000004880 Standard Part

8/26 Change U14, U15, U16 to SB00000GV00 Standard Part

9/3 Delete C377(DIS@)




9/23 Reserve R400~403, Q36 for VLDLT_EN

9/25 Remove R401 Q36 on VLDLT_EN


9/25 Add 10k(R404) PD on SUSP#

10/31 Change C361 C362 from mount to @



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Interface	
Size	Custom	Document Number	P0VE6 Schematics		Rev 1.0
Date:	Thursday, November 18, 2010	Sheet	27	of 36	




WWW.AliSaler.Com



PH1 under CPU bottom side :
CPU thermal protection at 92 degree C
Recovery at 72 degree C







+3.3VALWP
Imax=4.214A ; Ipeak=6.02A ; Iocp=1.2*Ipeak=7.224A
f=375KHz, L=4.7UH, Rentrtp2=130K ohm
Rdson=14.5~17.9m ohm (IRFH3707)
1/2Delta I = 1/2 * (19-3.3) * (3.3/19) / (375KHz*4.7UH) = 0.773A
Vtrip2=(10*10^-6*150Kohm/9)-24mV=0.143V
Ilimit=0.143/(17.9m*1.2)-0.143/(14.5m)=6.642A~9.839A
Iocp=7.415A~10.613A (7.415A>7.224A -> OK)

TONSEL=VREF (1) SMPS1=300KHZ (+5VALWP)
(2) SMPS2=375KHZ (+3VALWP)

+5VALWP
Imax=4.9A ; Ipeak=7A ; Iocp=1.2*Ipeak=8.4A
f=300KHz, L=4.7UH, Rentrtp1=143K ohm
Rdson=14.5~17.9m ohm (IRFH3707)
1/2Delta I = 1/2 * (19-5) * (5/19) / (300KHz*4.7UH) = 1.306A
Vtrip1=(10*10^-6*162Kohm/9)-24mV=0.156V
Ilimit=0.156/(17.9m*1.2)-0.156/(15m)=7.263~10.759A
Iocp=8.569~12.065A (8.569>8.4 -> OK)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				3VALWP/5VALWP	
Size	Document Number	1.0		Rev	
Date	Wednesday, November 17, 2010	Sheet	31	of	36




<Vo=1.5V> $V_{FB}=0.75V$
 $V_o = 0.75 * (1 + 5.36K/5.1K) = 1.538V$

Cout ESR=25m ohm
 $R_{dson(max)} = 17.9 \text{ mohm}$ $R_{dson(typ)} = 14.5 \text{ mohm}$. (IRFH3707)
 $I_{peak} = 6.5A$, $I_{max} = 4.55A$, $I_{ocp} > 7.8A$

	G5603	RT8209B	TPS51117	RT8209M
OCP setting	6.821A	7.235A	8.000A	8.178A

	G5603	RT8209B	TPS51117	RT8209M
Temperature Compensated	-1180ppm/°C	1600ppm/°C	4500ppm/°C	4800ppm/°C
Vtrip_min (SPEC)	30mV	50mV	30mV	50mV
Vtrip_max (SPEC)	200mV	200mV	200mV	200mV

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom		1.0
				Date:	Wednesday, November 17, 2010	Sheet 32 of 36



$$V_o = 1.1V \quad V_{FB} = 0.75V$$

$$V = 0.75 * (1 + 4.99K/10K) = 1.124V$$

Cout ESR=25m ohm
 Rdson(max)=17.9 mohm Rdson(typ)=14.5 mohm. (IRFH3707)
 Ipeak=4.02A, Imax=2.814A, Iocp > 4.824A

	G5603	RT8209B	TPS51117	RT8209M
OCP setting	5.799A	6.183A	6.845A	6.976A

$$V_o = 1.05V \quad V_{FB} = 0.75V$$


$$V = 0.75 * (1 + 3.57K/8.25K) = 1.074V$$

Cout ESR=25m ohm
 Rdson(max)=17.9m ohm Rdson(typ)=14.5 mohm. (IRFH3707)
 Ipeak=5.5A, Imax=3.85A, Iocp > 6.6A


	G5603	RT8209B	TPS51117	RT8209M
OCP setting	6.524A	7.003A	7.768A	7.881A

	G5603	RT8209B	TPS51117	RT8209M
Temperature Compensated	-1180ppm/°C	1600ppm/°C	4500ppm/°C	4800ppm/°C
Vtrip_min (SPEC)	30mV	50mV	30mV	50mV
Vtrip_max (SPEC)	200mV	200mV	200mV	200mV

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				1.1VALWP/1.0VSP		
Size Custom		Document Number		Rev 1.0		
Date: Wednesday, November 17, 2010		Sheet 33		of 36		



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				0.75VSP	
Size	Document Number	Rev	1.0	Date	Wednesday, November 17, 2010
Sheet	34	of	36		



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/08/12				Title			
				Deciphered Date				CPU CORE			
				2012/08/12				Rev			
								1.0			
								Date: Wednesday, November 17, 2010			
								Sheet 35 of 36			

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1		Modify CP point for 40W adapter (40W*0.85=34W)	1	30	Change PR43 from SD034249280 (S RES 1/16W 24.9K +-1% 0402) to SD034470180 (S RES 1/16W 4.7K +-1% 0402)	20101011	EVT
2		Modify Outpot current sensor follow PAV70 design	1	30	Change PR38 from SD012200D80 (S RES 1/2W 0.02 +-1% 1206) to SD00000CI10 (S RES 1/2W 0.05 +-1% 1206)	20101011	EVT
3		Modify KI =1.62 follow PAV70 design	1	30	Change PR39 from SD034309380 (S RES 1/16W 309K +-1% 0402) to SD034620280 (S RES 1/16W 62K +-1% 0402)	20101011	EVT
4		Modify 1.5V OCP (there is only one dimm for 10.1")	1	32	Change PR73 from SD034787180 (S RES 1/16W 7.87K +-1% 0402) to SD034150280 (S RES 1/16W 15K +-1% 0402)	20101011	EVT
5		Modify 1.1V OCP for G5603	1	33	Change PR88 from SD034100280 (S RES 1/16W 10K +-1% 0402) to SD034130280 (S RES 1/16W 13K +-1% 0402)	20101011	EVT
6		Modify 1.05V OCP for G5603	1	33	Change PR96 from SD034140280 (S RES 1/16W 14K +-1% 0402) to SD034150280 (S RES 1/16W 15K +-1% 0402)	20101011	EVT
7		Modify +APU CORE OCP setting	1	35	Change PR123 to 6.98K ohm , PR127 to 1.87K ohm, PR125 to 90.9K ohm, PR126 to 26.1K ohm	20101011	EVT
8		+APU CORE power sequence concern	1	35	change PR116 to non-pop	20101011	EVT
9		Modify RTC schematic	1	28	add PR141 & PR142 =560 ohm	20101011	EVT
10		Modify SY8033B Enable pin pull down resistor	1	32	Change PR72 to non-pop	20101011	EVT
11		Modify 1.8VS power sequence	1	32	Change PR70 to 200K ohm , add PC56 =0.22uF	20101012	EVT
12		Modify 1.05VSP power sequence	1	33	Change PR92 to 200K ohm , add PC82 =0.1uF	20101012	EVT
13		Modify 0.75VSP power sequence	1	34	Change PR101 to 300K ohm , add PC92 =0.1uF	20101012	EVT
14							
15							
16							
17							
18							
19							
20							
21							
22							
23							

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (PWR)	
				Size Custom	Document Number
Date:		Monday, November 15, 2010		Sheet	36 of 36